# DM7476 Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs

#### **General Description**

FAIRCHILD


SEMICONDUCTOR

This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop after a complete clock pulse. While the clock is LOW the slave is isolated from the master. On the positive transition of the clock, the data from the J and K inputs is transferred to the master. While the clock is HIGH the J and K inputs are disabled. On the negative transition of the clock, the data from the master is transferred to the slave. The logic state of J and K inputs must not be allowed to change while the clock is HIGH. The data is transferred to the outputs on the falling edge of the clock pulse. A LOW logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

# **Ordering Code:**

Order Number	Package Number	Package Description
DM7476N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

### **Connection Diagram**



Inputs					Outputs		
PR	CLR	CLK	J	к	Q	Q	
L	н	Х	Х	Х	н	L	
н	L	х	Х	Х	L	н	
L	L	Х	Х	х	H (Note 1)	H (Note 1)	
н	н	л	L	L	Q <sub>0</sub>	$\overline{Q}_0$	
н	н	л	н	L	н	L	
н	н	л	L	н	L	н	
н	н	л	н	н	Toggle		

H = HIGH Logic Level L = LOW Logic Level

X = Either LOW or HIGH Logic Level

**Function Table** 

Image: Positive pulse data. The J and K inputs must be held constant while the clock is HIGH. Data is transferred to the outputs on the falling edge of the clock pulse.

 $Q_0 =$  The output logic level before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each complete active HIGH level clock pulse.

Note 1: This configuration is nonstable; that is, it will not persist when the preset and/or clear inputs return to their inactive (HIGH) level.

© 2000 Fairchild Semiconductor Corporation DS006528

www.fairchildsemi.com

DM7476

# Absolute Maximum Ratings(Note 2)

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

#### **Recommended Operating Conditions**

Symbol	Pa	rameter	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.75	5	5.25	V
V <sub>IH</sub>	HIGH Level Inpu	it Voltage	2			V
V <sub>IL</sub>	LOW Level Inpu	t Voltage			0.8	V
I <sub>ОН</sub>	HIGH Level Output Current				-0.4	mA
I <sub>OL</sub>	LOW Level Outp	out Current			16	mA
f <sub>CLK</sub>	Clock Frequency (Note 3)		0		15	MHz
t <sub>W</sub>	Pulse Width	Clock HIGH	20			
	(Note 3)	Clock LOW	47			ns
		Preset LOW	25			115
		Clear LOW	25			
t <sub>SU</sub>	Input Setup Time (Note 3)(Note 4)		0↑			ns
t <sub>H</sub>	Input Hold Time (Note 3)(Note 4)		0↓			ns
T <sub>A</sub>	Free Air Operati	ng Temperature	0		70	°C

Note 3:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

**Note 4:** The symbol  $(\uparrow, \downarrow)$  indicates the edge of the clock pulse is used for reference  $(\uparrow)$  for rising edge,  $(\downarrow)$  for falling edge.

#### **Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 5)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	V
V <sub>ОН</sub>	HIGH Level	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max		2.4	3.4		V
M	Output Voltage	$V_{IL} = Max, V_{IH} = Min$ $V_{CC} = Min, I_{OL} = Max$					
V <sub>OL</sub>	Output Voltage	$V_{CC} = Min, V_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.2	0.4	V
l <sub>l</sub>	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
IIH	HIGH Level	V <sub>CC</sub> = Max	J, K			40	
	Input Current	$V_{I} = 2.4V$	Clock			80	μA
			Clear			80	μΛ
			Preset			80	
I <sub>IL</sub>	LOW Level	V <sub>CC</sub> = Max	J, K			-1.6	
	Input Current	$V_I = 0.4V$	Clock			-3.2	mA
		(Note 6)	Clear			-3.2	IIIA
			Preset			-3.2	
I <sub>OS</sub>	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 7)	•	-18		-55	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max (Note 8)			18	34	mA

Note 5: All typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

Note 6: Clear is measured with preset HIGH and preset is measured with clear HIGH.

Note 7: Not more than one output should be shorted at a time.

Note 8: With all outputs OPEN, I<sub>CC</sub> is measured with the Q and Q outputs HIGH in turn. At the time of measurement the clock input is grounded.

Symbol	V and T <sub>A</sub> = 25°C Parameter	From (Input)	$R_L = 400\Omega$ , $C_L = 15 \text{ pF}$		Unite
		To (Output)	Min	Max	Units
f <sub>MAX</sub>	Maximum Clock Frequency		15		MHz
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	Preset to $\overline{Q}$		40	ns
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	Preset to Q		25	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	Clear to Q		40	ns
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	Clear to $\overline{Q}$		25	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	Clock to Q or $\overline{Q}$		40	ns
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	Clock to Q or $\overline{Q}$		25	ns

DM7476

www.fairchildsemi.com

